

Deep Trench Capacitor Based On-Chip Switched Capacitor Voltage Regulators for Microprocessor Power Delivery

Toke Meyer Andersen (ETH/IBM)


Florian Krismer (ETH)

Johann W. Kolar (ETH)

Thomas Toifl (IBM)




Microprocessor power delivery – Typical



Microprocessor power delivery – Target

- On-chip switched capacitor voltage regulator (SCVR)



[1] Wonyoung Kim et al., HPCA 2008

How to achieve...?


- More than **85%** efficiency
- More than **1W/mm²**
- Faster than **1ns**
- Deliver more than **1W**




Simultaneously!

...with a little help from a friend!

- The **deep trench capacitor**
 - High capacitance density
 - Low bottom plate losses
- Fast transistors in 32nm
 - Good R_{on} and Q_g FOM




F. Roozeboom et al., PwrSoC 2008, Cork, Ireland





Wang et al., EIDM 2009

First chip – 2:1 SC converter

- A "learning vehicle"
 - 32nm SOI CMOS
 - 4.6W/mm² power density
 - 86% efficiency



Measured efficiency and power density




T. Andersen et al. "A 4.6W/mm² power density 86% efficiency on-chip switched capacitor DC-DC converter in 32nm SOI CMOS," APEC, 2013

Summary: First chip


- More than 85% efficiency  86%
- More than 1W/mm²  4.6W/mm² but excl. C_{out}
- Faster than 1ns  Open loop
- Deliver more than 1W  16mW

Second chip: a complete SCVR system



T. Andersen et al. "A sub-ns response on-chip switched capacitor DC-DC voltage regulator delivering 3.7W/mm² at 90% efficiency using deep-trench capacitors in 32nm SOI CMOS," ISSCC, 2013



SC converter power stage





T. Andersen et al. "A deep trench capacitor based 2:1 and 3:2 reconfigurable on-chip switched capacitor DC-DC converter in 32nm SOI CMOS," *APEC*, 2014

Interleaving

- Interleaving reduces:
 - output voltage ripple
 - input current ripple
- No dedicated output decoupling capacitance for $N \gg 1$




Feedback regulation: frequency control




Controller implementation


Single-bound hysteretic regulation



Clocked comparator




Digital clock interleaver




$$\text{clk}_{cc} = 4\text{GHz}$$


Chip photo



Measured efficiency and power density – $V_{in}=1.8V$



Measured transient response



Note! V_{in} collapse is causing the output voltage droop

Summary: Second chip

- More than 85% efficiency  90%
- More than 1W/mm²  3.7W/mm²
- Faster than 1ns  <1ns but with droop
- Deliver more than 1W  840mW

Slides intentionally left out...

Summary: on-chip switched capacitor voltage regulators

- More than **85%** efficiency ✓ 85%
- More than **1W/mm²** ✓ 3.1W/mm²
- Faster than **1ns** ✓ <1ns
- Deliver more than **1W** ✓ 10W